飛思卡爾Verilog編碼規(guī)范
所屬分類：軟件
上傳者：chenyy
文檔大小：344 K
標(biāo)簽： 開發(fā)工具
所需積分：0分積分不夠怎么辦？
文檔介紹：The Verilog HDL coding standards pertain to virtual component (VC) generation and deal with naming conventions, documentation of the code and the format, or style, of the code. Conformity to these standards simplifies reuse by describing insight that is absent from the code, making the code more readable and assuring compatibility with most tools. Any exceptions to the rules specified in this standard, except as noted,must be justified and documented.The standards promote reuse by ensuring a high adaptability among applications. The intent of this document is to ensure that the gate level implementation is identical to the HDL code as it is understood by astandard Verilog simulator. Partitioning can affect the ease that a model can be adapted to an application.The modeling practices section deals with structures that are typically difficult to address well in a synthesis environment and are needed to ensure pre- and post-synthesis consistency.
現(xiàn)在下載
VIP會員，AET專家下載不扣分；重復(fù)下載不扣分，本人上傳資源不扣分。
主站蜘蛛池模板： 欧美亚洲人成网站在线观看| 免费人成在线观看网站品爱网 | 国产精品女同一区二区| 大香视频伊人精品75| 天天躁日日躁狠狠躁av麻豆| 毛片基地免费视频a| 欧美综合中文字幕久久| 粉嫩被粗大进进出出视频| 狼色精品人妻在线视频| 欧美成人免费全部观看在线看| 欧美人成人亚洲专区中文字幕| 欧美极品videossex激情| 欧美中文综合在线视频| 日本黄色一级视频| 成人免费毛片观看| 明星造梦一区二区| 波多野结衣办公室jian情| 波多野结衣系列cesd819| 最新国产在线拍揄自揄视频| 手机看片国产免费永久| 怡红院在线视频精品观看| 日韩人妻不卡一区二区三区| 日本高清二区视频久二区| 日韩亚洲欧美一区二区三区| 狠狠精品干练久久久无码中文字幕| 欧美日韩亚洲国产精品 | 福利视频757| 杨乃武与小白菜港版在线| 成人在线观看一区| 成人18视频日本| 国产日韩一区二区三区在线播放| 免费福利在线视频| 久久精品国产亚洲av麻豆| 91精品国产一区二区三区左线| 精品亚洲综合在线第一区| 日本小视频免费| 国产精品va欧美精品| 亚洲第一成年免费网站| 亚欧洲精品在线视频免费观看| 一个人hd高清在线观看免费| 91w乳液78w78wyw5|