| 飛思卡爾Verilog經(jīng)典學(xué)習(xí)資料 | |
| 所屬分類：教程|講義 | |
| 上傳者：woolf | |
| 文檔大小：344 K | |
| 標簽： 開發(fā)工具 | |
| 所需積分：0分積分不夠怎么辦？ | |
| 文檔介紹： The Verilog HDL coding standards pertain to virtual component (VC) generation and deal with naming conventions, documentation of the code and the format, or style, of the code. Conformity to these standards simplifies reuse by describing insight that is absent from the code, making the code more readable and assuring compatibility with most tools. Any exceptions to the rules specified in this standard, except as noted, must be justified and documented | |
| 現(xiàn)在下載 | |
| VIP會員，AET專家下載不扣分；重復(fù)下載不扣分，本人上傳資源不扣分。 | |
Copyright ? 2005-2024 華北計算機系統(tǒng)工程研究所版權(quán)所有 京ICP備10017138號-2